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Abstract 
Switched-Capacitor Voltage Doubler Design Using 0.5 μm Technology 
by 
Hanfeng Wang 
Master of Science in Electrical Engineering 
Rochester Institute of Technology, Rochester, New York 
While integrated circuit (IC) power management has been an eternal topic for chip designers, 
inductor based DC-DC converters have been dominant in the field for years. However, because 
of the natures of inductors: large electro-magnetic interference, high coupling noise, and difficult 
silicon fabrication process, they are not favorable to on-chip solutions. Switched-capacitor (SC) 
DC-DC converters, which adopt capacitors for their energy storage components, have become 
increasingly popular among both the academia and the industry, because, apparently, they avoid 
the drawbacks of the inductor counterparts, and can be directly implemented on-chip without 
additional fabrication process.  
In this paper, we will investigate one of the most famous SC voltage doubler topologies, which is 
known as “Favrat Cell”. By designing a chip, which converts 1.5 V voltage input to 2.5 V 
voltage output at 1 mA current load, we will walk through the details of a SC DC-DC converter 
design, including the switch cell, timing system, regulation loop and efficiency analysis. The 
design uses two 200 pF pumping capacitors and a 400 pF output capacitor in On-Semi half-
micron technology. Four-way interleaved phase structure is adopted to reduce the output voltage 
ii 
 
ripple. The gate-drive strategy of the switches has been improved to further reduce the reverse 
current injections during transitions. A new high-ratio voltage booster topology based on the 
cross-coupled topology has been introduced and will be discussed in comparison with the 
Dickson charge pump topology.  
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Chapter 1  
Introduction 
1.1 Motivation 
Traditional DC-DC power converters adopt inductors for default energy storage components, 
which, however, exhibit two major drawbacks, namely, large electro-magnetic interference and 
coupling noise, and a difficult fabrication process. Figure 1.1 sketches the diagram of an 
inductor-based voltage converter and an inductor’s physical implantation in a normal process.  
m n
Rout
Vin Vout
 
 (a) (b) 
Figure 1.1.  (a) An inductor-based voltage converter and (b) physical implementation of an inductor 
     represents the series loss of the converter. 
     
 
 
                  ( 1.1 ) 
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During the last decade, switched-capacitor (SC) DC-DC converters, using capacitors for their 
energy storage components, drew more and more attention by scholars and the industry, because 
they perfectly solve the major drawbacks encountered by their inductor-based counterparts and 
provide even higher efficiency and power density. 
Figure 1.2 shows conceptual architectures of a 1:2 step-up SC converter (a) and a 2:1 step-down 
SC converter (b).  
Vout
RloadCoutCfly
Vin Φ1
Φ1
Φ2
Φ2
Vout
Cout
Cfly
Φ1
Φ1
Φ2
Φ2
Vin
Rload
 
 (a) (b) 
Figure 1.2.  Topology of (a) a 2/1 step-up converter and (b) a 1/2 step-down converter 
In Figure 1.2,    and    are non-overlapping clock signals normally occupying half of the 
clock cycle. In both cases, during  ,      charges up to    , which makes it contain a total 
charge of           . The charge stored in the flying capacitors remains unchanged during 
the transition from phase 1 to phase 2, which makes           for (a) and             for 
(b). 
Switched-capacitor DC-DC converters have been applied in commercial products for many 
years. The motivation is to provide fully integrated on-die power management with low noise, 
and they need no additional steps during fabrication. They were historically applied to generate a 
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voltage higher than supply voltage to erase the memory stored in FLASH. The efficiency and 
voltage stability are not that important in this application. As research has progressed, people 
have pushed SC converters into the domain that inductor-based converters occupied, since they 
exhibit lots of characteristics superior to the inductor-based ones, especially in low-power 
applications. The unavoidable ripple voltage caused by the charging and discharging period can 
be greatly relieved by interleaved-phase arrangement. 
1.2 History 
Charge pump was originally developed by Cockcroft and Walton to generate a very high voltage 
for electron acceleration, which was not for circuits’ power supply. Therefore, the structure of 
the first charge pump was called the Cockcroft-Walton voltage multiplier or ladder topology [2].  
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Figure 1.3.  3/1 step-up ladder topology 
As shown in Figure 1.3, again    and    are non-overlapping complementary clock signals. 
Charge are pumped from bottom to top based on the charge sharing that happens when two 
capacitors are connected in parallel. CA is always supplied by    . Capacitors C1 and C2 are 
responsible for transferring the charge from CA to CB and from CB to CC, respectively. Suppose 
no charge is stored in any of the capacitors initially and the capacitors are of the same size. At 
the end of   , both CA and C1 contain a total charge of Q=CA*Vin. At the end of   , both CB and 
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C1 contain a total charge of Q/2. At the end of next   , both CB and C2 contain a total charge of 
Q/4. After a few cycles, both CC and CB would contain a total charge of Q and maintain a voltage 
level of Vin at steady state, and thus Vout = 3Vin. Once we swap the entry of input and output, it 
turns out to be a 3:1 step-down converter. Figure 1.4 shows its two non-overlapping phases. 
Vin Vin
Vout Vout
 
 (a) (b) 
Figure 1.4.  (a) Phase 1 and (b) phase 2 of the 3/1 step-up ladder topology 
Dickson changed the original design to use the clock voltage level to buck the capacitors, the 
result of which is named Dickson charge pump [8], as shown in Figure 1.5.  
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CLK
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Figure 1.5.  Dickson charge pump 
In normal operation,   ,    and    maintain different levels of voltage; they contain different 
amounts of charge if they are of the same size. Every capacitor is charged by the previous stage 
and supplies the next stage. The conversion ratio can be increased by simply cascading more 
stages. If the stray capacitance is taken into account, the output voltage could be expressed as: 
             (
 
    
        )    ( 1.2 ) 
where    represents the forward biased diode voltage drop,      represents the voltage swing of 
the clock signal, N represents the number of stages in cascade and    represents the value of the 
stray capacitance. 
Some problems exist in this structure. Because of charge sharing with the stray capacitors, the 
voltage across the pumping capacitors can only be bucked by
 
    
      for every stage. The 
fatal disadvantage of it is the intrinsic threshold voltage drop upon every stage, adding that if the 
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diodes are realized by CMOS devices, the large source-to-bulk voltage would raise the threshold 
voltage as well
1. Although many corrections had been made for improvement, Dickson’s 
structure was still not applicable for low-voltage applications [3].  
The state-of-the-art voltage doubler design was developed by Favrat [4], which was a cross-
coupled 2-capacitors 4-switches structure, as shown in Figure 1.6. A lot of high performance 
step-up converters [5], [7], [9] are designed based on this structure. In this paper, we will 
investigate this structure in detail. 
Vout
CLK CLK
Cout Rload
VDD VDD
 
Figure 1.6.  Cross-coupled topology 
                                                 
1
 Threshold voltage of transistor will change according to source to bulk voltage due to body effect:  
          √|       |  √|   | , where    represents the voltage difference between the Fermi level and 
the Fermi level of the bulk material and     represents the extrapolated gate-to-source voltage that forms the strong 
inversion layer without body effect. 
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One defect that limits the application of the switched-capacitor converter is the output ripple due 
to the charging and discharging of the capacitors [9]. This problem can be alleviated by 
increasing the output capacitance or applying faster switching frequency at the cost of die area or 
switching loss [3]. The multiple-phase design was widely used on inductor-based converters, and 
was applied to switched-capacitor converters [5]. By using this method, charges are distributed 
more gently [1], avoiding abrupt current steering. High capacitance density and low parasitic 
capacitance ratio can be directly translated into high power density and high efficiency [2], 
respectively. Some designs achieved very high efficiency while delivering a high power per area, 
especially using SOI process [1], [11]. Some ideas for switchable multi-topology [1], [12], [13] 
design have appeared recently. They provide high efficiency in a wider range. Output regulations 
are generally based on hysteretic feedback methods [2] on timing circuits [5], [6]. 
1.3 This Work 
In this work, we will focus on every detail of design techniques for a voltage doubler based on 
the cross-coupled topology.  
The chip is designed to convert a 1.5 V voltage input to approximately 2.5 V voltage output 
which can drive a 1 mA current load with voltage ripple less than 0.5%. The target efficiency is 
70% with 1       power density. The rail voltage 1.5 V is chosen because it is barely the 
sum of PMOS and NMOS threshold voltages in this half micron process, which makes the 
design more challenging. This work can be applied under 1.8 V rail voltage with little 
modifications. 
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The design uses two 200 pF flying capacitors and a 400 pF output capacitor in 0.5 micron 
technology. Four-way interleaved phase structure is adopted to reduce the ripple. 
Some arrangements come from the literature and have been directly adopted in this work. Some 
adjustments have been made from the original papers.  
In Chapter 2, the switch cell topology based on [4], [5], [7] will be studied in detail, which 
includes the structure working mechanism, latch-up prevention, level shifter design, switch 
resistance reduction, interleaved-phase arrangement, test results and analysis. 
In Chapter 3, the timing system design techniques will be discussed, including the current-
starved VCO design, the cascaded clock divider, the non-overlapping clock generator, the 
tapered buffer and attempts to eliminate the reverse injection current. 
In Chapter 4, the regulation loop will be studied, which includes the error amplifier design and 
the band-gap reference design. 
In Chapter 5, efficiency optimization techniques and analysis will be discussed. 
Simulation results and future works will be included in Chapter 6 and the paper will be 
concluded in this chapter, too. 
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Chapter 2  
Switch Core Design 
2.1 Original Topology 
The switching cell of this work adopts the famous cross-coupled topology which was first 
proposed by Y. Nakagome et al. [14]. 
Vout
CLK CLK
Cout Iload
VDD VDD
Φ1 Φ2
M1 M2
C1 C2
M4
M3
 
Figure 2.1.  Cross-coupled charge pump topology 
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As shown in Figure 2.1, the clock system generates two non-overlapping clocks and feeds them 
to the bottom plate of the capacitors. At steady state, during phase one, the clock signal boosts    
up. If we assume    has already been charged to     during the previous phase and the clock 
signal swing is    , the voltage level at the top plate of    goes to 2    and meanwhile PMOS 
M3 turns on, and    discharges to the load. At the same time, the bottom plate of    is grounded 
and NMOS M2 turns on and PMOS M4 turns off since the gate of M2 which is also the gate of 
M4 goes to 2   . This makes    charge up to     and be ready to be discharged. During phase 
two, the flying capacitors    and    swap their roles: the gate of NMOS M1 (which is also the 
gate of PMOS M3) going high turns M1 on and M3 off, so    gets charged; the gate of NMOS 
M2 and PMOS M4 reduces to approximately    , turning M2 off and M4 on,  and    gets 
discharged to the load. 
We choose NMOS devices for the charging path because they provide automatic junction bias. 
We use PMOS devices for the output switch to avoid the threshold voltage drop from the 
pumping capacitors to the output capacitor because there is no higher voltage beyond 2   . 
Interestingly, as we can see in this topology, all the four switches are driven internally. To make 
the circuit work in low-voltage design as proposed, some modifications should be made. 
2.2 Switch Resistance Reduction 
The topology is originally proposed in application of DRAM design [14]. Scholars discovered 
the potential of it and made adjustments. Since the driving signals of the switches for both the 
charging path NMOS transistors and the discharging path PMOS transistors are generated from 
the top plates of the pumping capacitors, they are unstable and subject to overdrive shrinking. 
12 
 
The treatment for these is building ancillary circuits to generate stable large-overdrive signals to 
reduce the paths for both charging and discharging. 
2.2.1 Output Path Resistance Reduction 
As shown in Figure 2.1, the output switches M3 and M4 are driven simply by the top plates of 
the pumping capacitors, which provide voltage swings of     to 2   , at steady state. That is, 
the output switches’ gate voltage levels are around    , which is 1.5 V, during their ‘on’ states, 
which means about 0.5 V voltage-overdrive for the PMOS switches. We should use large devices 
to reduce undesired     drop when the output current is large.  
Additionally, if we examine the operation in phase 1, at the beginning    is fully charged and    
is discharged after the previous phase. As time goes on, the voltage across    decreases and    
increases. The overdrive voltage is clamped even tighter because of the discharging process of    
and charging process of   . 
To adjust this without using a prohibitively large device, a 0 to 2    swing clock signal that can 
drive the PMOS devices M3 and M4 is desirable. This voltage can be generated from the clock 
signal and the DC output but not internally. 
13 
 
2VDD 2VDD
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Vclk_out
A
A
B
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MP1 MP2
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MP3
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Figure 2.2.  Low-level to full-scale level shifter with inverting logic 
As shown in Figure 2.2, a level shifter is designed to spread the clock swing from 0-    to 0-
2   . The idea is to generate a voltage level high enough to turn off the PMOS device MP3 of 
the output inverter whenever necessary. Ideally, when the clock signal goes high, MN2 pulls the 
voltage level of node B to ground, thus MP1 is turned on and pulls the voltage level of node A to 
2   . During the next phase, MN1 turns on, and therefore pulls node A to ground and turns on 
MP2. At this moment, node B is at 2   . That is how we generate the 2    clock swing using 
the 4-transistor latch system. 
In practice, some details should be mentioned to make the latch work functionally.  
First, the driving capability of the bottom NMOS devices must be much stronger than the upper 
PMOS devices. Let’s examine the transition period between phase 1 and phase 2. At the end of 
phase 1, node B should be grounded and node A linked to the power supply. When the transition 
happens, MN1 turns on and MN2 turns off. These cause the voltage at node A to begin to drop, 
14 
 
and node B floats. The voltage at node A can be pulled down to zero only if the latch is started 
that turns off MP1. MP1 can be turned off by turning on MP2 so as to pull the floating node B to 
the upper supply voltage. MP2 turns on when voltage at node A drops below the power supply 
voltage by    . In a word, the latch can be activated only if the voltage at node A drops by     
during the transition. If the driving capabilities of the PMOS devices are stronger or even 
comparable to that of the NMOS devices, the voltage level of node A would stay somewhere 
between 2    and 2   -    and the left string of the latch, which is composed of MP1 and 
MN1, would maintain a constant current during the phase period, which is not desirable. 
How should we size the transistors to limit the cost as well as prevent driving issues arising from 
both the previous and the next stage? A minimum allowable ratio of the width of the NMOS 
versus the PMOS devices is desirable to provide guidance on specific sizing. Intuitively, the 
NMOS transistor has better intrinsic current driving capability than PMOS transistor because of 
the higher mobility. However, notice that the gate drive voltages of the PMOS transistors are 
about twice of those of the NMOS transistors. The minimum ratio still has to be over 1. This can 
be calculated by letting 
 
 
     
  
 
          
 (                 )  
 
 
     
  
 
(        )
 
          
                  ( 2.1 ) 
The subscript n and p represent the NMOS transistor and PMOS transistor, respectively. Using 
half micron technology, we can assume the threshold voltages, the carrier mobility and   of the 
NMOS and PMOS devices are known values. Let the gate-to-source voltage of the NMOS 
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transistor equal 1.5 V and that of PMOS transistor equal 2.6 V
2
 and by inspection we can 
conclude that              . We can calculate the ratio 
  
  
=1.21. That is the ratio for 
NMOS and PMOS devices to barely maintain a constant current, thus also the minimum ratio to 
start the latch. 
Second, the driving capability of the inverters should be considered.  
CLK CLK
VDD VDD
Level 
shifter
Level 
shifter
VoutVout
 
Figure 2.3.  Overdrive enhancement for PMOS switches 
                                                 
2
 The output voltage cannot reach 2    in real operation due to the ripple. It is practically between 2.5 V to 2.6 V. 
Using 2.6 V here would make the result overestimate the minimum value of the ratio a little bit. 
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As shown in Figure 2.3, the output of the level shifter is connected to the gate of the output 
PMOS switch, which is meant to conduct the 1 mA load current during its phase. Since the 
PMOS switches are big transistors, the output inverters of the level shifter cannot be set small, or 
slow transition behavior will arise. Nevertheless, these transistors should not be set too large, 
because they may be driven by the PMOS latch transistors which set the size of the NMOS 
devices below them. From an efficiency point of view, these devices should be sized as small as 
possible. 
An alternative wiring is shown below in Figure 2.4(b). 
2VDD
2VDD
Vclk_out
A
A
B
B
MP1 MP2
MN1 MN2
MP3
MN3
2VDD
Vclk_in
 
(a) 
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(b) 
Figure 2.4.  Alternative wiring methods (a) and (b) for the level shifter 
By inspection, we find that the two circuits are doing the same job. After careful investigation, 
we conclude that the advantage of (a) is that MN3 is driven directly by the clock, which has a 
large driving capability provided by the buffer, so the load of MP1 is eased. However, since the 
gates of the transistors of the output inverter are not connected together, the switch signal cannot 
be synchronized to these gates due to the delay of the latch: when the inverter tries to pull the 
output signal to the upper rail, the output node keeps floating for the delay of the latch. The result 
shows that the output signal experiences a slow rising time as expected. Another advantage of (b) 
is that the output inverter is driven by a full swing signal, which provides a better current driving 
capability at the falling edge compared to (a). 
In our case, circuit (b) is preferable. 
18 
 
It is obvious that the above circuit outputs a 0-2   -swing negative-logic signal from the 0-   -
swing input signal. Likewise, we can deduce the structure to generate positive-logic full-swing 
output as shown in Figure 2.5. 
2VDD
2VDD
Vclk_out
A
A
B
B
MP1 MP2
MN1 MN2
MP3
MN3
2VDD
Vclk_in
 
(a) 
 
(b) 
Figure 2.5.  (a) non-inverting low-level to full-swing signal generator with (b) simulation result 
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If we are about to generate full-swing negative and positive signals from a    -2   -swing 
signal using the same idea, we can deduce the circuits as shown in Figure 2.6, where the green 
lines are input signals and the red lines are the output full-swing signals. 
2VDD 2VDD
Vclk_out
A
A
B
B
MP1 MP2
MN1 MN2
MP3
MN3
2VDD
Vclk_in
 
(a) 
 
20 
 
 
(b) 
2VDD 2VDD
Vclk_out
A
A
B
B
MP1 MP2
MN1 MN2
MP3
MN3
2VDD
Vclk_in
 
(c) 
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(d) 
Figure 2.6 (a) Inverting and (c) non-inverting low-level to full-swing signal generator and (b) (d) their 
simulation results 
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2.2.2 Charging Path Resistance Reduction 
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(b) 
Figure 2.7.  (a) Circuit without charging path resistance reduction and (b) simulation result 
Now we investigate the problems that the original circuit may encounter during the charging 
period. As we can see in Figure 2.7(a), the pumping capacitors are simply charged by the NMOS 
devices above them. One problem arises when the load current is large and the switching 
frequency is slow
3
: the ripple voltage is so large that the gate-to-source voltage of the charging 
NMOS devices clamp to    , the threshold voltage of the NMOS devices, leading to undesired 
shutting down of the charging path. Specifically, as shown in Figure 2.7(a), in the half cycle that 
   is to be charged, if we assume that the voltage level at the top plate of   , which is node B, 
raises from some point to 1.5 V and node A discharges from 3 V to some point below 1.5+   , 
M2 will have been shut down before node B is charged to 1.5 V, and in this case, node B would 
                                                 
3
 The ripple voltage can be roughly predicted by    
     
    
, where       is the load current and C is the value of the 
pumping capacitor. 
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never be boosted to 3 V by the clock signal during the next half cycle, so the assumption 
collapses. As we can see in Figure 2.7(b), the pink line represents the voltage level of node A, 
which is also the source of M1, and the blue line represents the voltage level of node B, which is 
also the source of M2.  
   
 
 
 
⇒
   
  
 
     
 
 
 
 
             ( 2.2 ) 
According to (2.2), the slope of the figure is proportional to the current through the device. If the 
load current is large, the slope of node A would be steep and the voltage level at node A would 
drop rapidly. This would increase the resistance of the charging path as we can see in Figure 
2.7(b): the slope of the blue line decreases to zero and the charging path closes. This problem is 
inevitable in low-voltage light-load slow-switching operation because the switches are driven 
internally, just like the overdrive problem for PMOS output switches addressed in previous 
section. The body effect, which increases the threshold voltage of the NMOS devices, worsens 
the situation by limiting the voltage drop of the output. 
Likewise, the solution is to generate a stable external signal to drive the charging path switches. 
Also, to ensure low charging path resistance, large swing signal is desired. 
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Figure 2.8.  Solution to enhance the conductance of charging path 
Figure 2.8 illustrates the schematic of one possible solution proposed in [4]. Capacitors    and 
   mean to boost the signal coming out of the level shifters even one     higher. Their 
responsibility is to provide a voltage level high enough to drive the gates of M3 and M4, which 
are very small capacitive load, around 100 fF. Therefore, they do not need to be large. In Figure 
2.8, NMOS transistors M3 and M4 act as the low-resistance switches. By inspection, we observe 
that their gates are driven by stable voltage signals with a swing of 0-3   . Both M3 and M4 
enjoy overdrives around         , which lead to about 16 times bigger charging current than 
the         overdrive ones according to the square law equation. Capacitors    and    are 
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charged by the rail through NMOS transistors M5 and M6, respectively. With the additional 
paths provided by M3 and M4, the pumping capacitors can be charged much faster during their 
cycle.  
According to the literature, NMOS transistors M1 and M2, the original charging switches with 
gate drive generated internally, are indispensable in order to start up the charge pump. However, 
this argument deviates from the author’s judgment and experimental results.  
Now we take a closer look at the circuit in Figure 2.8 to figure out how the pump starts up. 
Ignore the ancillary charging path of transistors M3 and M4 for the time being. Suppose there is 
no charge stored in capacitors    and    initially, so the voltages across the capacitors are zero. 
As soon as the clock signal on the left of the symmetric schematic steps up to    , the gate level 
of M2 goes to at least    . This can make capacitor    up to         at most. Nevertheless, as 
long as    is charged, M1 can enjoy a better overdrive in the next half cycle than that of M2 
during the current phase, and that translates to a larger amount of charge that    can receive 
during its charging period, and therefore a higher overdrive for M2 in the next cycle. The 
positive feed-through of the two capacitors maintains the voltage step-up of the voltage levels at 
their top plates until one of them charge up to    . Otherwise, the threshold voltage clamp-down 
happens as addressed above in this section. We are not concerned about that at this moment since 
we are discussing the start-up issue. Now we consider the ancillary charging path transistors M3 
and M4 and compare them with the original charging path M1 and M2. Notice that if the upper 
rail of the level shifter is    , the level shifter basically behaves as an inverter. Therefore, the 
bottom plates of the capacitors    and    are fed with the same logic signal as those of    and   , 
respectively. If we omit the original charging switches M1 and M2, it is interesting to discover 
that NMOS transistors M5 and M3 and capacitors    and   , though not of the same size, 
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compose another cross-coupled structure on the left hand side, same on the right hand side. 
These two sub-pumps’ operation follow the same pattern as the central pump and they should be 
able to start up themselves as we discussed earlier. The simulation result proves this argument: 
either structure with or without the existence of transistor M1 and M2 can reach the same output 
voltage level, though the structure with M1 and M2 settles a little bit faster due to the parallel 
combination of the charging switches. 
Since the pump is able to generate a voltage level up to 3    by the level shifter buck signal, we 
are led to consider whether this structure could generate higher voltage that can drive a current.  
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Figure 2.9.  Possible topology for 4/1 charge pump 
The structure shown in Figure 2.9 may be a candidate for higher conversion ratio, 4    in this 
case. The voltage level bucked by capacitors    and   , which is 3   , is extracted by another 
pair of PMOS transistors and fed to another level shifter to generate clock signal with a swing of 
0-3   , which would boost the pumping capacitors    and   . We notice here that capacitors    
and    need to be large since they mean to provide the output current, while capacitors   ,   ,    
and    need not be large since they only need to feed a level shifter in the following stage. 
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Consequently, buffers should be added between the output pumping capacitors and the level 
shifters. Again, the charging switch on-state resistance should be considered. Here, the charging 
paths of    and    are less important, so are    and   , since they are not designed to be 
exhausted during each cycle. Transistors M5 and M6 need large overdrives to fully charge 
capacitors    and   , so we connect the gate of M5 to node A and gate of M6 to node B. Finally, 
the output would be boosted to 4    by 3 combinations of capacitor and level shifter. We can 
cascade more stages to generate even higher multiples of    . 
This topology reminds us the Cockcroft-Walton and Dickson structures illustrated in Figure 1.3 
and Figure 1.5, respectively. As we may conclude, the mechanism of Cockcroft-Walton voltage 
multiplier is based on charge sharing: the voltage is boosted by purely parallel and series 
connection of capacitors; Dickson’s structure uses clock signals to buck the capacitor which are 
charged by the capacitor in previous stage; this structure uses capacitors to buck the clock signal 
to further buck the capacitors. More precisely and concisely, the Cockcroft-Walton voltage 
multiplier is a pure series-parallel capacitor structure; the Dickson charge pump is a hybrid of 
series-parallel capacitor and clock boosting structure; the proposed structure by the author is a 
pure clock boosting structure. The advantage of a charge-sharing structure is that it can provide 
very high efficiency if the stray capacitance is low, but it occupies large die area by the equal 
sized capacitors. The advantage of the proposed structure is that the capacitors do not need to be 
equally sized, which means that the area does not need to be a linear accumulation of the 
conversion ratio. Thus die area could be saved, but efficiency may not be guaranteed due to the 
buffers for the large swing clock signals. We also need to pay special attention that the converted 
voltage should not exceed the specified maximum voltage of the process to prevent undesired 
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breakdown. In this point of view, this structure cannot provide conversion ratio as high as that 
which the Cockcroft-Walton structure can achieve. 
Further investigation of the proposed structure falls beyond the discussion of this paper and will 
be studied in the author’s future research. 
2.3 Bulk Current Prevention 
Another problem for this charge pump circuit is the voltage bias for the output series PMOS 
transistors. 
N+ P+ P+
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Figure 2.10.  Intersection view of a PMOS switch showing the parasitic bipolar transistors 
As shown in Figure 2.10, there are three parasitic PNP bipolar devices existing in the N-well 
process while forming a PMOS transistor: one lateral device formed by the source and drain of 
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the PMOS transistor and the N-well and two vertical devices formed by the source/drain of the 
PMOS transistor, the N-well and the substrate. It is obvious that if we fail to bias the N-well with 
the highest voltage of the system, the parasitic bipolar transistors may be undesirably turned on. 
The effect of the vertical bipolar devices could be especially undesirable since their on state 
causes quasi-permanent charge loss. The connection as shown in Figure 2.11 will turn on the 
parasitic bipolar transistors if the output voltage drops by a junction voltage below the top plate 
of the pumping capacitor. 
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Figure 2.11.  PMOS body connection not preventing the body current 
The idea to solve this is to use the clock signal to always switch the higher voltage between the 
two pumping capacitors to bias the body of the PMOS transistor [4]. As illustrated in Figure 
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2.12, PMOS transistors M5 and M6 are added to the circuit. They can be minimum sized since 
they only need to bias the bodies of M3 and M4 and they share the same large-swing gate drive 
with M3 and M4. The capacitor    is added to maintain the voltage level during the dead time of 
the signal and does not need to be large. In this arrangement, the parasitic bipolar devices will 
not be turned on even if the output voltage drops by a junction voltage during the operation. 
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Figure 2.12.  PMOS body connection preventing body current 
2.4 Reverse Injection Prevention 
Almost all switched-capacitor circuits require their charging and discharging clock signals to be 
non-overlapping. That is because if both them are switched on, the charging and discharging 
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switches together will create a path that connects the voltage source to the load directly. That is 
not efficient because this path makes reverse injection current from the load to the voltage source 
possible for the step-up charge pump case. Similarly, any switch that connects a high voltage 
level to the voltage source with lower voltage level may generate reverse injection current and 
degrade the efficiency. So, the gate drive signals of the switches should be given extra attention. 
However, if the circuit is built according to the structure proposed in [4], the pumping cell would 
suffer from strings of reverse current as shown in Figure 2.13. Reverse injection 1, 2 and 3 refers 
to the malfunction caused by switches M3 (M4), M5 (M6) and M7 (M8), respectively. We will 
address the problems and solutions in the following subsections in numerical sequence. 
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Figure 2.13.  Presentation of reverse current existing in the topology 
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After rearranging the clock drive strategy, based on simulation, an average loss current of       
is prevented, which is over 4% increase on efficiency. 
2.4.1 Ancillary Charging Paths Reverse Current Leakage 
If the logic blocks are ideal (no rise or fall time or intrinsic delay), there would not be reverse 
injection problem in the proposed circuit [4] in Figure 2.13. However, in reality, several 
nanoseconds’ delay may cause considerably large amount of loss. 
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Figure 2.14.  Logic components generating reverse injection 1 
Reverse injection 1 refers to the current leakage caused by transistors M3 and M4 during the 
transition of clock signals from low to high. Let us zoom in the related parts and temporarily 
ignore the rest of the circuit of Figure 2.13 for simplicity. As illustrated in Figure 2.14, the clock 
signal boosts capacitor    up and turns transistor M3 off through the level shifter. As we take the 
delay caused by the level shifter into account, there will be an overlapping period at the rising 
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edge of the clock signal when both signal at the bottom plate of capacitor    and signal at the 
gate of transistor M3 are high. This will turn on transistor M3 and make some amount of the 
charge stored in    flow to the voltage source and degrade the efficiency. 
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Figure 2.15.  Correction made to prevent reverse injection 1 
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Since the intrinsic delay of the level shifter is unavoidable, we cannot eliminate the overlapping 
period driving the transistor M3 with the signal generated from the same clock signal. The 
solution is to generate the driving signal of transistor M3 from the complementary clock signal. 
As illustrated in Figure 2.15, M3 is driven by the signal generated from    ̅̅ ̅̅ ̅̅ , which is a full 
swing voltage with thin high-state window. This can successfully avoid the overlapping period 
by isolating edges of the driving signal of capacitor    and transistor M3. 
2.4.2 Charging Paths of Ancillary Capacitors Reverse Current Leakage 
Very similar to reverse injection 1, reverse injection 2 refers to the current leakage caused by 
transistors M5 and M6 during the transition of clock signals from low to high. Let us also zoom 
in these related parts and ignore the rest of the circuit in Figure 2.13 for simplicity. As illustrated 
in Figure 2.16, if the level shifter delayed the rising edge of the clock signal, there will be a 
period that both the driving signal of capacitor    and transistor M5 are high. This will cause the 
undesired charge flow from    to the voltage source through M5. 
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Figure 2.16.  Logic components generating reverse injection 2 
As we indicated in Section 2.2.2, the combination of transistors M5 and M3 and capacitors    
and    is basically another cross-coupled charge pump structure. Consequently, any overlap of 
the clock signals will lead to undesired waste of power. That is why capacitor    should not be 
driven directly by the inverted driving signal of   . 
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Actually, after we adjust the circuit as illustrated in Figure 2.l5, we have already fixed the 
reverse injection 2. However, although the capacitors    and    may be small, the author prefers 
to drive the gates of transistor M5 and M6 with the inverted full swing clock signals, which can 
provide larger overdrive, as shown in Figure 2.17.  
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Figure 2.17.  Correction made to prevent reverse injection 2 
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2.4.3 Output Switches Reverse Current Injection 
Reverse injection 3 refers to the current leakage through output PMOS transistors M7 and M8 
during the transition of clock signal from high to low. Noticing that, in Figure 2.18, the clock 
signal and the driving signal of PMOS device M7 cannot be switched down simultaneously due 
to the intrinsic delay of the level shifter, there exists a period that both signals stay low, during 
which the pumping capacitor ‘steals’ some charge from the output capacitor. That is undesirable. 
The nature of reverse injection 3 is different from that of reverse injection 1 and 2 in that 3 is 
caused by overlap of low signal while 1 and 2 are caused by overlap of high signal. Therefore, 
we cannot apply the same treatment to reverse injection 3 as we did to reverse injection 1 and 2, 
since there is no thinner low-voltage window available. We need to generate a separate PMOS 
driving signal with earlier rising edge. 
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Figure 2.18.  Logic components generating reverse injection 3 
Attempt 1 is to generate two pairs of non-overlapping signals for the pumping capacitors and the 
PMOS transistors with different dead time and delay as shown in Figure 2.19. We ignore the 
helper circuits here for simplicity. Let the dead time and delay of the pumping capacitors’ non-
overlapping signal pair be    and   , respectively, and those of the PMOS transistors’ non-
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overlapping signal pair be    and   , respectively. Theoretically, if we let      ,       and 
                , the overlapping period of the low signal will be eliminated with a dead 
time of           . However, in reality, the intrinsic delays of the logic gate are hard to control. 
We can never assign an exact value for the intrinsic delay. Therefore, attempt 1 would not be the 
first choice. 
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Figure 2.19.  Attempt 1 to prevent reverse injection 3 
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Attempt 2, on the other hand, avoids the calculation and generates the driving signal of the 
PMOS output transistors with the original clock signal as shown in Figure 2.20. As described in 
the timing diagram, the driving signal of the PMOS output transistors will turn them off ahead of 
the clock signal, settling the pumping capacitor down by  , where   refers to the dead time of the 
non-overlapping signals. This way, the output switch will never be on when the pumping 
capacitor of their side is in its charging state. This efficiently avoids the reverse injection 3. 
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Figure 2.20.  Attempt 2 to prevent reverse injection 3 
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2.5 Operational Analysis 
In this section, we will discuss the charge-pump operation in details in a pattern of data analysis 
from a design perspective. We divide it into two subsections: charging and discharging behaviors. 
2.5.1 Charging Behavior 
As illustrated in Figure 2.7, during-steady state operation, the voltage levels at node A and B tend 
to clamp together, and therefore shrink the overdrive voltage of the charging transistor and 
reduce the current capability of the device. The body effects of the charging transistors worsen 
this circumstance. Consequently, we adopted charging transistors with gate drive generated 
outside the charge pump to eliminate this problem, as illustrated in Figure 2.8. To achieve both 
functionality and efficiency, we should set the ancillary capacitors    and    properly. 
Specifically, as shown in Figure 2.21, capacitor    should be big enough to allow the top plate of 
   to maintain a certain voltage after the charge sharing with the gate capacitance of MN4 during 
the transition, so that the overdrive of transistor MN4 can be large enough to maintain a low 
resistance charging path during the steady state. 
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Figure 2.21.  Helper circuit to enhance the conductance of the charging paths 
The gate capacitance of MN4 can be calculated as: 
      
 
 
      
 
 
                               ( 2.3 ) 
which is a rough estimation since the gate capacitance is a function of overdrive voltage. Then, 
we estimate the value of capacitor    to maintain ¾ of its voltage capacity after the charge 
sharing: 
      (                        )  
 
 
                              ( 2.4 ) 
                                                    ( 2.5 ) 
                                         ( 2.6 ) 
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               ( 2.7 ) 
where              represents the voltage capacity of the gate capacitance of MN4 before the 
charge sharing procedure and             represents that of MN4 after the charge sharing 
procedure, and the same representations of            and         for capacitor   . We conclude 
that so long as we set the value of    larger than        that we can ensure a voltage level higher 
than 3 V at the top plate of capacitor   , that is, an overdrive voltage of 2 V for transistor MN4, 
at steady state.  
2.5.2 Discharging Behavior 
In this section, it is time to examine the output part at the time window when the output switch is 
on. For a better understanding of the charge pump circuit and a design guidance, the author finds 
it beneficial as well as interesting to translate the circuit at a mathematical basis: to imitate the 
behavior of a circuit simulator using Matlab coding.  
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Figure 2.22.  Zoom-in view of the output switch and capacitors 
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As shown in Figure 2.22, after the optimization, the output path can be simplified to two 
capacitors and an independent current source connected by a PMOS transistor. Since the gate of 
the PMOS transistor is connected to ground when the switch signal is on, the overdrive of the 
PMOS device should be    at this time. How does the size of the device influence the output 
behavior? What drives the circuit to start to pump up? When does the pump reach its steady state? 
The answers to these questions will be unveiled after we perform the following data analysis 
based on the device constraints. 
Let us first set the nodal voltages at    and    to be some arbitrary values near the steady state, 
say 2.6 V and 2.1 V, respectively. At this time, we can conclude that the transistor is operating in 
triode region since the source to drain voltage is less than the source to gate voltage by more than 
a threshold voltage of the PMOS transistor. We can write as follow: 
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  ( 2.8 ) 
The careful reader may discover that equation (2.8b) can be deduced to: 
            (           )                       ( 2.9 ) 
where       and       represent the voltage level of    and    at time 0, also known as the 
initial conditions. Equation (2.8a) can be deduced to a first-order ordinary differential equation in 
respect of    and t by plugging equations (2.8b) and 2.9 into it. We can plot the family curves of 
   and    vs. time on the same axis with 
 
 
 changing as a variable.  
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Figure 2.23.  Plotted results at the output with the size of the PMOS switch changing as a parameter 
In Figure 2.23, the family curves at the top and bottom represent the voltage levels of    and   , 
respectively.       is set to    . The innermost light blue curves are plotted when the PMOS 
device is sized to 400/1 and the outermost purple curves are plotted when the PMOS device is 
sized to 20/1. 
Figure 2.23 provides a lot of insight into the behavior of the output part of the circuit. First, we 
notice that    drops drastically at the beginning and    rises at the same time. This is when large 
current flows out of the pumping capacitor and supplies both the load and the charging output 
capacitor. However, this cannot last long, since as    and    clamp together, the resistance of the 
PMOS switch goes high and decreases the current, which decelerates the process of the    and    
clamping together interactively. And finally, as we can see in Figure 2.23, at some time between 
10 and 20 nanoseconds,    starts to drop, which means that the load is supplied by both pumping 
V1 
V2 
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capacitor and the output capacitor. This can be proved by plotting the current flowing out of the 
pumping capacitor and the current flowing into the output capacitor. 
 
Figure 2.24.  Plotted current behaviors at the pumping capacitor and output capacitor with the size of the 
PMOS changing as a parameter  
As we can see in Figure 2.24, the upper family curves represent the current flowing out of the 
pumping capacitor while the lower one represent the current flowing into the output capacitor 
with changing variable 
 
 
. As predicted, the current flowing into the output capacitor falls below 
zero, which can be interpreted to mean that the current starts to flow out of the output capacitor. 
The sizing of the PMOS output switch determines how fast the charge is delivered from the 
pumping capacitor to the output capacitor and how large the output ripple could be: the bigger 
the PMOS switch is, the faster the charge is delivered and the larger the ripple will be. 
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Second, according to Figure 2.23, we can conclude that if the switching frequency is sufficiently 
fast, in other words, the period is small, the output capacitor is charged up and the output voltage 
is increased. At the very beginning of the transient period, we assume that there is no charge 
stored in the capacitors. Therefore, during the first cycle, the voltage level of    and    should be 
1.5 and 0. Notice that at this moment, the PMOS switch is operating in saturation. This means 
that the nodal voltages are governed by: 
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 ( 2.10 ) 
We can also plot this as follows: 
 
Figure 2.25.  Initial pump-up voltage levels at both nodes with the size of PMOS changing as a parameter 
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In Figure 2.25, we can see that, for large switches, although the changes are gentle because of the 
weak dependence on     and high load current, the output voltages are climbing. After a few 
cycles, the PMOS switch reaches its triode region, and the current grows bigger and the voltage 
climbs faster. 
Third, if we assume that the charging process is ideal, that is, the pumping capacitor is charged to 
1.5 V without exception before the PMOS is turned on, we can plot the voltage at the output with 
different initial conditions. In this case, we adopt only the 400/1 for PMOS size for clarity. 
 
Figure 2.26.  Plotted results for different initial conditions 
As shown in Figure 2.26, the red lines at the bottom to the blue lines at the top represent the 
voltage levels at the top of the pumping capacitor and the output capacitor with changing initial 
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condition of output voltage from 2.3V to 2.9V as a variable. We can find that the higher the 
initial output voltage level is, the less it is going to increase, and the faster it starts to decrease. 
So, for a given switching period, there should be a moment that end point equals to the start point. 
Thus, we can always perform a simulator’s transient analysis by plotting (2.8) along a continuous 
period of time. 
 
Figure 2.27.  Plotted result showing the output voltage level in a transient period 
Figure 2.27 proves the prediction and suggests that the output settles around 350 ns. We can 
compare this Matlab figure with Figure 6.4 generated by Cadence. 
Also, we can discover the influence of sizing on the output behavior: 
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Figure 2.28.  Analytical output levels with the size of the PMOS switch changing as a parameter 
Figure 2.28 shows the maximum voltages the output can reach and the settling times influenced 
by differently sized PMOS switch. It indicates that if the 
 
 
 of the PMOS device is over 160, 
there won’t be much influence of sizing on the performance. 
Matlab codes for the discussion of this section can be seen in Appendix A. 
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Chapter 3  
Timing Circuits 
Like we mentioned in Chapter 1, the switch core discussed in the previous chapter will be four-
way phase-interleaved. First of all, we need a voltage-controlled oscillator (VCO) so that the 
charge pump can be regulated via frequency control. Secondly, the clock will be distributed by 
cascaded clock dividers. Thirdly, each equally phase-shifted clock signal will be distributed into 
two non-overlapping signals. Since every pair of signals is driving two 50 pF capacitors, finally, 
a tapered buffer is necessary before the non-overlapping signals are fed into the capacitors. The 
block diagram of the timing system is depicted in Figure 3.1. 
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Figure 3.1.  Clock system block diagram 
We divide this chapter into four parts to illustrate the design of the four functional blocks of the 
timing system in this charge pump circuit. 
3.1 Voltage-Controlled Oscillator 
Inverter-based ring oscillators generate pulses because of the delay produced by every stage of it. 
There is a 
   
 
     degree phase shift from the previous stage, where N is an odd number 
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representing the number of stages. The delay of each stage is determined by the value of gate 
capacitance of the inverter and slewing current. Therefore, with a fixed number of stages, the 
frequency of the output pulse depends on both the size of the inverter and the sinking current. 
Below is the topology we adopted in this design. 
Vctr
R
MP1
MN1
MN2
MP2
VDD
CLK
 
Figure 3.2.  Schematic of the voltage-controlled oscillator 
Figure 3.2 represents a five-stage current-starved voltage-controlled ring oscillator. The delay of 
each stage is governed by the current supplied by the current mirrors on both top and bottom of 
the inverter when the inverters are properly sized by design. The current fed to the inverters is 
tuned by the gate voltage of MN1. The resistor under MN1 is placed to make the current gain 
more linear, so that the frequency gain can be more linear. Also, it can prevent the current from 
growing too high to maintain normal operation especially when the output of the charge pump is 
low at start up. The output buffer can be an inverter, which is necessary to refine the output from 
the ring oscillator to a square wave as shown in Figure 3.3. 
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Figure 3.3.  Simulation result at the output of the VCO with and without output buffer 
Arbitrarily, we want the oscillator to operate at its center frequency of 5 MHz when Vctr is 
pinned at 1.1 V to provide a starved current of 5   . Then, the value of the resistor can be 
reached by: 
 
 
     
 
 
              
       ( 3.1 ) 
where I is the starved current. The resistance can be solved to approximately 50  . 
The inverters are sized so that the output pulse frequency is 5 MHz when the current is 5   . If 
we assume the rising and falling time of each stage in the ring oscillator are the same, we can 
reach the rising or falling edge by: 
        
 
         
     ( 3.2 ) 
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where N represents the number of stages, in our case 5. Then we can solve for the input 
capacitance of each stage according to: 
      
       
 
              ( 3.3 ) 
At this time, we can solve for the widths of the NMOS devices by: 
    
 
 
                  ( 3.4 ) 
where W is the width and L is the length, which can be set to 0.6 arbitrarily. K represents the 
ratio of PMOS to NMOS device in an inverter, which is normally set to 2. 
To keep MN1 in saturation region, we can write: 
                          ( 3.5 ) 
                        ( 3.6 ) 
Notice here that the gate-to-source voltage of the PMOS device is somewhat comparable with 
the threshold voltage of the NMOS device knowing that the body effect exists and the current is 
relatively small. Thus, we should keep the control voltage generated from the regulation circuit 
small to prevent the degradation of linearity.  
Another issue worth mentioning is that we need to check if the current we set at the beginning is 
smaller than the intrinsic current of the inverter after the size is determined. We won’t be able to 
control the delay if the current is not starved. 
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Finally, we need to set an initial condition anywhere around the loop of the ring during 
simulation since the ring oscillator has no input and the simulator operates on the basis of 
Kirchhoff nodal analysis. 
3.2 Cascaded Clock Dividers 
Figure 2.24 gives us some intuition about how the output capacitor is charged. Here, in Figure 
3.4, we plot the current flows into the output capacitor when the PMOS switch is on for 
convenience.  
 
Figure 3.4.  Plotted current density flowing into the capacitor in one cycle 
Since the integration of current with respect to time is the total charge flow, we realize that most 
of the charge is delivered to the output capacitor during only the first 1/10 of the period. During 
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this period, the current drops from 4 mA to minus 400   , which means that the output capacitor 
experienced a short drastic charging period followed with a long mild discharging period. 
Accepting that the pattern of the current cannot be changed, why can’t we redistribute the first 
1/10 current behavior along the whole period by phase shifting the divided capacitors? This way, 
the output capacitor avoids abrupt current flow in a short period and the negative current 
somewhat alleviates the large charging current. The charge is transferred more finely along the 
period and the output voltage ripple is efficiently reduced. 
The phase shifted clocks can be realized by cascading clock dividers. A clock divider can be 
realized as illustrated in Figure 3.5. 
output1
output2
output3
output4
CLK
latch1 latch2
A
B
C
D
decision1 decision2
 
(a) 
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CLK
output1
output2
 
(b) 
Figure 3.5.  (a) Topology and (b) signal sequence of a clock divider 
At the first glance, we notice that the circuit is composed of two duplicated subunits fed to each 
other. Each unit is composed of a decision circuit and a NAND latch. The decision circuit 
decides whether the subunit operates as master or slave circuit depending on the input clock: 0 
for master and 1 for slave. To understand the operation of this, we may monitor the signal 
patterns at nodes A-D in Table 3.1. 
CLK 1 0 1 0 1 0 1 0 
A 
B 
0 
1 
1 
1 
1 
0 
1 
1 
0 
1 
1 
1 
1 
0 
1 
1 
C 
D 
1 
1 
0 
1 
1 
1 
1 
0 
1 
1 
0 
1 
1 
1 
1 
0 
Table 3.1 Truth table of node A-D with CLK 
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The outputs of latch1 change states only when nodes A, B convert from 1, 1 to 1, 0 or 1, 1 to 0, 1. 
Thus, the output pulse frequency is half of the original clock. And, output1 to output4 are one-
by-one phase-shifted by 90 degrees, which is also half a period of the input clock. Notice that if 
we want the four-way interleaved pump cell to operate at a center frequency of 5 MHz, we need 
a 20 MHz clock from the oscillator. 
We only need output1 and output2 here since output3 and output4 are simply the inversion of 
output1 and output2, which will be converted to non-overlapping signals anyway. 
3.3 Non-overlapping Clock Generator  
To feed both sides of a converter cell, a pair of non-overlapping clock signal is needed. This can 
be generated by the topology shown in Figure 3.6(a).  
CLK
CLK
Non_overlapping
CLK1
Non_overlapping
CLK2
d
d
 
 
(a) 
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CLK
CLK
Non_overlapping
CLK1
Non_overlapping
CLK2
d1
d2
 
(b) 
Figure 3.6.  (a) Topology and (b) transient signals of a non-overlapping clock generator 
As illustrated in Figure 3.6, the circuit is just a NAND gate latch added with delay units before 
the signals are taken. The transition starts only when either of the NAND gate is fed by a ‘low’. 
The ‘high’ always appears at one string of the outputs after a period of   when the other output 
string has a ‘low’. Thus, as long as   is sufficiently large, ‘high’ signals will not appear at both 
of the output strings at the same time. The delay time   can be approximately predicted by 
properly sizing the delay units according to equations below. 
   
       
   
 
       
   
 
              
   
      
      
           
 
             
             
  ( 3.7 ) 
   
       
   
 
       
   
 
              
  
      
      
           
 
             
             
   ( 3.8 ) 
  
     
 
          ( 3.9 ) 
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where    represents the delay of master string while    represents the slave string (the master 
string is the string the NAND gate of which has ‘low’ inputs while the slave string is the string 
the NAND gate of which has ‘high’ inputs), and   is the average of    and   .     represents the 
input capacitance of the delay cell and can be calculated by (3.4). K is the ratio of sizes for 
PMOS device to NMOS device of the delay cell. The derivation of (3.7) and (3.8) is performed 
in Appendix B. 
The careful reader may wonder if the non-overlapping clock generator circuit can also be 
implemented with NOR gates like Figure 3.7 shows. The answer is yes. However, people do not 
use it because of low conductance of the series-connected PMOS transistors. 
CLK
CLK
Non_overlapping
CLK1
Non_overlapping
CLK2
d
d
 
Figure 3.7.  Alternative topology using NOR gates 
3.4 Tapered Buffer 
To reach a minimum delay while driving the large pumping capacitors, tapered buffers are 
needed. By sizing the inverter around   times larger than the previous stage, so that the 
propagation delays of each stage are equal, the minimum total propagation delay is reached: 
                                                   ( 3.10 ) 
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where,     and     represent the effective resistances of the NMOS and PMOS transistors, 
respectively, of the first stage;       and      represent the output and input capacitances of the 
first stage, respectively; N represents the number of stages and can be calculated as: 
    
     
    
      ( 3.11 ) 
The topology is illustrated in Figure 3.8: 
CLKin Cpump
Wn1/Wp1(e*Wn1)/(e*Wp1)
(e*Wn1)/(e*Wp1)2 2
(e*Wn1)/(e*Wp1)3 3
 
Figure 3.8.  Topology of a four-stage tapered buffer 
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Chapter 4  
Regulation Circuits 
Since the output of the DC-DC converter can be loaded with a current source that varies from 
200 µA to 1 mA, to provide a relatively stable output voltage, the converter needs to be regulated. 
In this converter, we adopt the traditional regulation system [9] as shown in Figure 4.1: 
Timing Switch Cores
BGR
O
T
A
R1
R2 Cdiv
Cout
Iload
+
-
Vctr CLK Vout
 
Figure 4.1.  Block diagram showing the feedback loop 
The upper rails are not depicted in Figure 4.1. The output voltage level is divided by the resistors 
and compared to a temperature and rail-independent voltage level generated by the bandgap 
voltage reference circuit. The ratio of the resistors is assigned so that the divided desired output 
voltage is equal to the output of the bandgap reference circuit. The difference between these two 
voltages will be amplified by the operational transconductance amplifier (OTA) and fed to the 
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control node of the VCO that we discussed in Section 3.1. Therefore, the output voltage level is 
regulated by adjusting the switching frequency. 
The ratio of the resistors is set according to the desired output voltage level, while their total 
resistance is designed according to the tradeoff between efficiency and die area (or power 
density). Suppose we are using a divider of total resistance       . Should the desired output 
voltage be 2.5 V and the load current be 1 mA, there would be a DC current of 25 µA consumed 
by the resistors and considered as thermal waste, which degrades the efficiency by at least 2.5%. 
If a better efficiency is desired, the total resistance should be enlarged, which is already a large 
die area. 
The capacitor      is added for the input of the OTA to maintain a relatively constant voltage 
level against the frequently changing voltage ripple. 
This chapter will be divided into two sections to introduce the two blocks, namely, bandgap 
reference and operational transconductance amplifier, making up the regulation loop of this 
converter. 
4.1 Bandgap Voltage Reference 
This section will introduce the bandgap voltage reference that sets the output voltage of the 
voltage converter to a desired value through the regulation loop. With proper design, the voltage 
reference will generate a voltage level that varies little with changing temperature. The challenge 
comes from the relatively low rail voltage with high threshold voltages of the devices. 
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Because the available     of the circuit is 1.5 V and the threshold voltages for NMOS and 
PMOS devices are roughly 0.7 V and 0.9 V, respectively, the traditional self-biased structures 
are not applicable in this design (stacking the transistors would further increase the threshold 
voltages of the devices due to body effect). 
The proposed topology [15] is shown in Figure 4.2: 
VDD VDD VDD
R1 R2=L*R1
D1
D2, K D3
MP1
MP2
MP3
A B
Vref
 
Figure 4.2.  Bandgap voltage reference topology 
The current mirrors MP1 and MP2 and the amplifier enforce that the voltage level at node A 
equals that at node B so that the current flows in each branch are the same. Connecting node A to 
the inverting input and node B to the non-inverting input of the amplifier ensures that the loop 
converges since the common-source PMOS transistor is an inverting amplifier. This is based on 
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the assumption that the small-signal output resistance at node B is bigger than that at node A. The 
current flow in a diode can be expressed as: 
       
            ( 4.1 ) 
where    is the diode’s scale current,    is the voltage across the diode and    is the thermal 
voltage, which is 26 mV at room temperature (we use      
      and n=1 in this paper). Since 
D2 is K times bigger than D1, we can write: 
          
 
  
     ( 4.2 ) 
          
 
   
     ( 4.3 ) 
                   ( 4.4 ) 
   
        
 
      ( 4.5 ) 
where   is the desired current set in both branches. We then check the validity of the assumption: 
    
  
    
    
  
     ( 4.6 ) 
Now we have a PTAT (proportional to absolute temperature) current: 
  
         
    
      ( 4.7 ) 
The voltage across resistor    is: 
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     ( 4.8 ) 
Assuming that the temperature coefficient of the voltage across a diode is         , to 
generate a zero temperature coefficient voltage level at     , we let 
    
  
             ( 4.9 ) 
                               
          
       
      ( 4.10 ) 
                ( 4.11 ) 
The schematic is illustrated in Figure 4.3. 
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VDD VDD VDD
R1=52k R2=L*R1
=482k
D1
D2, K=8 D3
MP1
MP2
MP3
A B
Vref
VDD
MP4 MP5
MP6
MN1 MN2
MN3
MP7
MP8
VDD
20/1
2/20
10/1
2/2 2/2
C
20/20
20/2 20/2
VDD VDD
 
Figure 4.3.  Schematic of the proposed voltage reference 
Since the circuit is self-biased, a start-up circuit is needed to prevent zero current flows in each 
branch. Transistors MP6, MP7 and MN3 form the start-up circuit. If no current flows in MP1, 
the gate of MP1 should be biased with    , and so is that of MP6: both MP1 and MP6 are turned 
off. The voltage level at node C should be a little higher than ground. The voltage level at node A 
should be ground. Therefore, transistor MP7 is turned on and steers current from the gate of MP1 
to node A until they reach the designed voltage level. In normal operation, transistor MP7 should 
be turned off since the voltage level at node C is near    . 
Since the rail voltage is relatively low compared to the threshold voltages, the operational 
amplifier is realized with four transistors (MN1, MN2, MP4 and MP5). The ratios (W/L) of the 
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mirror PMOS transistors are set small to reduce the current. The channel lengths of the 
transistors of the amplifier are made large to increase the small-signal output resistance. Both 
actions are aimed at enlarging the gain of the amplifier. Transistor MP8 is connected to operate 
as a capacitor, which compensates the amplifier at its highest impedance node. 
4.2 Operational Transconductance Amplifier  
In this section, we are designing an OTA to tune the output clock frequency of the VCO. An 
OTA is an operational amplifier with high impedance nodes only at its input and output nodes. 
Still, due to the relatively low rail voltage, we are using the simple structure shown in Figure 4.4: 
+input-input
CL
VDDVDDVDD VDD
Vbias
Vtune
 
Figure 4.4.  Schematic of the proposed OTA 
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Since the     drop from the common mode point to the input node is unavoidable and the non-
inverting input node will be fixed at about 1.1 V, PMOS input devices are not applicable for this 
1.5 V design. 
The ratios (W/L) and the lengths of the output transistors can be made large to increase the gain 
and enhance stability. 
The bias circuit is illustrated in Figure 4.5: 
VDD VDD
R
MP1 MP2
MN1 MN2
MP3
MN3
MN4
VDD
Vbias
 
Figure 4.5.  Schematic of the bias circuit for the OTA 
It is a constant-   bias circuit with start-up circuit preventing a zero current circumstance. The 
reference current is set by properly sizing the resistor and the ratio of transistors MP1 to MP2: 
                 ( 4.12 ) 
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      ( 4.13 ) 
Notice that the transconductance of MP2 depends only on R and geometric ratios. 
    
 [  √
      
      
]
 
     ( 4.14 ) 
Any other transistor biased by this reference has the same attribute: 
    √
         
         
         ( 4.15 ) 
for PMOS transistors or 
    √
           
           
          ( 4.16 ) 
for NMOS transistors. 
The channel lengths are made large to enlarge the output resistances of the transistors for better 
stability of the transconductances and uniformity of the reference currents. 
  
76 
 
Chapter 5  
Efficiency Analysis 
In this chapter, we will talk about the theoretical efficiency calculations of the charge pump 
based on the conclusions of previous work and the author’s own understanding. 
The efficiency of a voltage converter can be calculated by: 
  
     
           
      ( 5.1 ) 
where       represents the power delivered to the load while all other power consumptions are 
concluded as      . Since the power delivers to the load is part of the design specification, 
optimizing the power efficiency is minimizing the power loss. 
As will be explained later, any switched-capacitor DC-DC converter can be simplified into a 
circuit shown in Figure 5.1: 
Vin Rp1 Rp2
Rs1Rs2
RL
1:n
 
Figure 5.1.  Diagram showing the loss terms 
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The voltage transformer in the circuit is ideal. The four resistors other than the load resistor 
models the four loss components that may be discovered in a switched capacitor DC-DC 
converter circuit, which include two series terms and two parallel terms. As expected, the series 
terms can cause output voltage reduction from the ideal ratio that the topology provides. We 
illustrate the loss mechanisms of either series or parallel terms in the following two sections. 
5.1 Series Loss 
Due to the nature of capacitors, transmitting power through switched-capacitor circuits causes 
voltage ripples and therefore current ripples at the output. Any ripple voltage or current beyond 
the minimum value at the output can be regarded as loss. While the voltage drop is inevitable, 
the ripple current can be minimized by interleaving the topology as much as possible [1]. For 
simplicity, we assume that the current-ripple loss is negligible in the following analysis. 
In this section, the loss resistors that are in series with the load will be discussed. Namely, the 
first resistor     models the intrinsic loss that caused by the nature of the topology, which may 
be defined as slow-switching limit (SSL) in some literature; the second term     models the 
conduction loss that caused by the non-ideality of the switches, which may be defined as fast-
switching limit (FSL) [2] [3]. However, the total series loss-resistor cannot be accurately 
expressed by simply connecting the two resistors in series. We connect them in series in Figure 
5.1 for clarity. Detailed discussion about how they are connected can be found in [2]. We discuss 
these two terms accordingly in the following subsections.  
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5.1.1 Intrinsic Loss 
First of all, a fact should be clear that charging a capacitor with a DC voltage source will cause 
intrinsic power loss.  
Vc(0)=0
Vc(∞)=V
V
 
Figure 5.2.  Capacitor charged by constant voltage source 
As shown in Figure 5.2, the switch turns on at time zero when the capacitor starts to be charged 
by the voltage source. The voltage level at the top plate of the capacitor reaches the voltage 
source voltage value V when the time approaches infinity. Here, the energy stored in the 
capacitor is:  
    ∫        
 
 
 ∫
 
 
  
 
 
 
 
 
  
 
 
 
 
      ( 5.2 ) 
where Q is the total charge stored in the capacitor when the capacitor is charged to V,    
represents the voltage across the capacitor with charge q in it.  
The total energy consumed by the voltage source can be calculated as: 
   ∫         
 
 
             ( 5.3 ) 
An amount of 
 
 
    energy is lost during this process. Similarly, an amount of 
 
 
      power is 
lost in our charge pump due to this fact, where    is the ripple voltage, which is also the voltage 
that the pumping capacitor is charged by     in each cycle. 
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         ( 5.4 ) 
Secondly, although all power excluding the term discussed above is transmitted from the voltage 
source to the load (assuming all components are ideal), the ripple voltage power at the output 
should still be counted as loss since it is useless to the load. Assuming             , where 
T is the switching cycle, the slope of the ripple should be relatively fixed. The ripple power loss 
can be calculated as 
      
 
 
∫         
     
 
 
 
 
         ( 5.5 ) 
Finally, the intrinsic power loss can be summed as: 
                       
  
 
         
    ( 5.6 ) 
It is reasonable to model this loss as a resistor with resistance value: 
    
 
         
     ( 5.7 ) 
The intrinsic capacitor loss is also known as SSL [2] [3], which is characterized by impulsive 
charge transferring and ideal switches when the RC constant of the switch-on resistance and the 
pumping capacitor is negligible compared to the switching period. This loss dominates at low 
frequencies. 
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5.1.2 Conduction Loss 
The second-term series loss is switch conduction loss, which is caused by the on resistances of 
the switches and the equivalent series resistor of the capacitors. The nature of this loss can also 
be normalized as a FSL [2] [3]. The circuit reaches this limit when the switching period is far 
less than the RC constant of the switch resistance and pumping capacitor. The charge is 
transferred by constant currents between the components and the capacitors can be modeled as 
constant current sources.  
This part of loss can be calculated as: 
       
   ∑              
  [(               )     ]  ( 5.8 ) 
where, the sum term is the total switch resistance for conducting currents in each half cycle (in 
our case one PMOS and one NMOS switch are on), ESR represents the equivalent series 
resistance of the pumping capacitors. 
It is hard to accurately calculate the resistance when a switch is on, since its overdrive voltage 
changes along the period as the capacitor is charging or discharging. Nevertheless, we can 
roughly model it in its triode region as below: 
        
 
          
     ( 5.9 ) 
        
 
          
     ( 5.10 ) 
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where    represents the overdrive of the switches, which is also somewhere around the output 
voltage due to the ancillary circuits. This can be better shown in Figure 2.13 and related 
discussion.  
5.2 Shunt Loss 
In this section, we discuss the two shunt resistors     and     that are shown in Figure 5.1. We 
model the loss caused by the stray capacitance of the pumping capacitors as     since these 
capacitors are charged by     during each period; the loss caused by gate parasitic capacitors as 
    since these capacitors are charged by the overdrives of the switches, which are about the 
output voltage level as discussed in Section 2.2. 
The stray capacitance includes top plate parasitic and bottom plate parasitic capacitors. We 
absorb them into bottom plate parasitic capacitor since they experience the same voltage swing. 
This part of the loss can be calculated as: 
                  
      ( 5.11 ) 
The gate parasitic capacitance loss is caused by frequently charging and discharging the gate-to-
source capacitance. It is also hard to accurately model since it varies with gate-to-source voltage. 
We roughly calculate the gate-switching loss as: 
               ∑      
                             
   ( 5.12 ) 
where the sum term represents the total width of switches that are turned on during each 
transition, L stands for the minimum length. 
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5.3 Optimization 
As concluded above, the total loss can be expressed as follow: 
                               ( 5.13 ) 
If we size the width of PMOS transistors three times the width of NMOS transistors for 
simplicity and ignore the ESR loss, the expression above can be reduced to: 
          
 (
 
       
 
  
            
)             
               
       ( 5.14 ) 
By making 
        
  
        ( 5.15 ) 
the optimized frequency is determined: 
     
  
 √              
           
  
   ( 5.16 ) 
By inspection of (5.14), it can be concluded that, at high power density, meaning that the load 
current is high at relatively low pumping capacitance, the series resistance terms become 
dominant. We may trade some shunt loss for an optimized intrinsic series loss by using a faster 
clock rate. On the contrary, when the power density is low and the shunt loss terms become more 
significant, we may slow down the clock rate to alleviate the shunt loss at the cost of higher 
intrinsic loss. 
By making  
        
   
       ( 5.17 ) 
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the optimized width of NMOS switch is deduced: 
       
  
√       
   
 
    ( 5.18 ) 
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Chapter 6  
Conclusion 
The simulated results of the proposed circuit will be shown and the paper will be concluded in 
this chapter. We put the full block diagram here for convenience as Figure 6.1. 
Timing
BGR
O
T
A
R1
R2 Cdiv
Cout
Rload
+
-
Vctr
CLK
Vout
Cell 1
Cell 2
Cell 3
Cell 4
 
Figure 6.1.  Block diagram of the proposed design 
6.1 Results 
Figure 6.2 shows the behavior of the circuit ramping to 2.5 V at 1 mA load. 
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Figure 6.2.  Simulated transient output voltage at 1 mA load 
Figure 6.3 shows the settling behavior when the load switches from 500    to 1  . 
 
Figure 6.3.  Transient output voltage with load changing from 500    to 1 mA at 2.5    
Figure 6.4 shows the ripple of the output voltage at 500    and 1  . 
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(a) 
 
(b) 
Figure 6.4 Output voltage ripples with (a) 500    and (b) 1 mA load 
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The performance of the proposed circuit is listed in Table 6.1 with comparison to some previous 
work. 
 [1] [5] [6] [9] [10] [11] [13] This 
work 
Technology 32 nm 0.35 
   
0.13    130 nm  32 nm 45 nm 0.35 
   
0.5    
Topology 2/3,1/2,1/3 2/1 2/1 2/1 2/1 ½ ½&1/4 2/1 
Interleaved 
phase 
32 4 1 16 32 1 10 4 
     0 2.2  F 2  F 400 pF 0 N/A 400 pF 400 pF 
Area 0.378    N/A 0.25    2.25    6678     1200     N/A N/A 
Efficiency 79.76% 77% 70% 82% 60% 90% 70% 71% 
Power 
density 
860 
mW/    
N/A 540 
mW/    
0.67 
mW/    
1123 
mW/    
2185 
mW/    
N/A N/A 
Table 6.1 Performance and parameter comparison 
6.2 Conclusion and Future work 
The design considerations of a switched-capacitor voltage doubler are addressed in detail 
through the paper. Gate-drive strategies have been improved from the former work to suppress 
reverse injections; a new topology for a voltage tripler has been proposed; a new way using 
Matlab to simulate the circuit for a better understanding of the switched-capacitor voltage 
converter has been introduced.  
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The author’s future work may include laying out the chip if a fabrication opportunity is possible; 
simulating the proposed topology in Section 2.2.2; extending the analysis discussed in Section 
2.5.2 to interleaved-phase topologies.  
89 
 
Appendix A 
This analysis is aimed for a visual grasp of the voltage ripples and interaction between pumping 
capacitor and the output capacitor of the charge pump and design guidance. The data is 
constrained by the differential equation sets (2.8) and (2.10) according to KCL and KVL and will 
be simulated transiently. Variables are listed below that appear in the functions.  
v1 vector that stores the voltage levels at the top of the pumping capacitor during a discrete                
time period of one cycle 
v2 vector that stores the voltage levels at the top of the output capacitor during a discrete 
time period of one cycle 
t vector that stores a discrete time span 
v10 the initial condition of v1 at t=0 
v20 the initial condition of v2 at t=0 
s1 the ratio W/L of the PMOS output switch 
v3 the symbolic expression of dv1/dt generated by plugging equation (2.8b) into (2.8a) or 
(2.10b) into (2.10a) 
dv dv1/dt 
ipump vector that stores the currents flow out of the pumping capacitor 
ic vector that stores the currents flow into the output capacitor 
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v11 vector that stores multi-cycle voltage levels at the top of the pumping capacitor during a 
discrete time span 
v22 vector that stores multi-cycle voltage levels at the top of the output capacitor during a 
discrete time span 
p plot voltage in one cycle 
q plot current in one cycle 
h legends 
p1 plot voltage in multi cycles 
A.1 CalculateV3.m and CalculateV3saturate.m 
The following calculates the symbolic expressions of 
   
  
, so that the solver needs to solve only 
one ordinary differential equation instead of an equation set. 
CalculateV3.m 
1     v1=sym('v1'); 
2     t=sym('t'); 
3     v10=sym('v10'); 
4     v20=sym('v20'); 
5     s=sym('s'); 
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6     v2=0.5*(v10-v1)-(2.5e6)*t+v20;         %v10 is the voltage level of v1 at t=0;v20 is the 
voltage level of v2 at t=0. 
7     v3=(-1)*(37*s*(1e-6))*[(v1-0.9)*(v1-v2)-0.5*(v1-v2)^2]/(2e-10);  %s represents the size of 
the PMOS device W/L 
CalculateV3saturate.m 
1     v1=sym('v1'); 
2     t=sym('t'); 
3     v10=sym('v10'); 
4     v20=sym('v20'); 
5     s=sym('s'); 
6     v2=0.5*(v10-v1)-(2.5e6)*t+v20;         %v10 is the voltage level of v1 at t=0;v20 is the 
voltage level of v2 at t=0. 
7     %v3=(-1)*(37*s*(1e-6))*[(v1-0.9)*(v1-v2)-0.5*(v1-v2)^2]/(2e-10);  %s is the size of the 
PMOS device W/L 
8     v3=(-1)*(37*s*(1e-6))*(v1-0.9)^2*[1+0.05*(0.9-v2)]/(2e-10); 
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A.2 Triode.m and Saturate.m 
Triode.m and Saturate.m are the voltage constraints at the tops of the output and pumping 
capacitors set by the PMOS output transistor that operates in triode and saturation regions, 
respectively, which are also an ordinary differential equations. 
Triode.m 
1     function dv = triode(t,v1) 
2     global s1 
3     global v10 
4     global v20 
5      
6     dv = (22365127662870639732064256*s1*((2500000*t + (3*v1)/2 - v10/2 - v20)^2/2 - (v1 - 
9/10)*(2500000*t + (3*v1)/2 - v10/2 - v20)))/120892581961462921875; 
7     end 
Saturate.m 
1     function dv = saturate( t, v1 ) 
2     %ODE function when PMOS in saturation region 
3     %   generated from 'calculateV3saturate' changing the s to s1 
4     global s1 
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5     global v10 
6     global v20 
7     dv = -(22365127662870639732064256*s1*(v1 - 9/10)^2*(125000*t + v1/40 - v10/40 - 
v20/20 + 209/200))/120892581961462921875; 
8     end 
A.3 Sizinginfluenceonvoltagelevel.m and Currentbehavior.m 
Sizinginfluenceonvoltagelevel.m and Currentbehavior.m plot the voltage behavior at the top of 
the two capacitors and the current behavior through the PMOS switch, respectively, in one 
arbitrary cycle with the PMOS size changing as a parameter. 
Sizinginfluenceonvoltagelevel.m 
1     global v10 
2     global v20 
3     global s1 
4      
5     v10 = 2.6; 
6     v20 = 2.4; 
7     s1 = 20; 
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8      
9     for i=1:1:20 
10    s1=s1+20; 
11    [t,v1]= ode45(@triode, [0:1e-9:1e-7] , v10); 
12    v2=0.5*(v10-v1)-(2.5e6)*t+v20; 
13    p=plot(t, v1, t, v2); 
14    set(p, 'Color', [1-(i*0.05), i*0.05, 1]); 
15    %l=zeros(20,1); 
16    %l(i)=legend('V1&V2@W/L=20'); 
17    %set(l, 'Interpreter', 'none'); 
18    ipump = zeros(size(v1)); 
19    ic = zeros(size(v2)); 
20    for j=1:1:101 
21    ipump(j) = -(37*s1*((2500000*t(j) + (3*v1(j))/2 - v10/2 - v20)^2/2 - (v1(j) - 
9/10)*(2500000*t(j) + (3*v1(j))/2 - v10/2 - v20)))/1000000; 
22    ic(j) = ipump(j)-(1e-3); 
23    end 
24    %q = plot(t, ic, t, ipump); 
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25    %set(q, 'Color', [1-(i*0.05), i*0.05, 1]); 
26    hold all; 
27     
28    %ylabel('Current flows out of pumping capacitor and current flows into output capacitor') 
29    xlabel('t/s'); 
30    ylabel('voltage at the top of pumping capacitor and output capacitor/V') 
31    end 
32    %title('current behavior'); 
33    title('Sizing Analysis of the Output Switch'); 
34    
h=legend('V1@W/L=20','V2@W/L=20','V1@W/L=40','V2@W/L=40','V1@W/L=60','V2@W/L
=60','V1@W/L=80','V2@W/L=80','V1@W/L=100','V2@W/L=100','V1@W/L=120','V2@W/L=
120','V1@W/L=140','V2@W/L=140',... 
35        
'V1@W/L=160','V2@W/L=160','V1@W/L=180','V2@W/L=180','V1@W/L=200','V2@W/L=20
0','V1@W/L=220','V2@W/L=220','V1@W/L=240','V2@W/L=240','V1@W/L=260','V2@W/L=
260',... 
36        
'V1@W/L=280','V2@W/L=280','V1@W/L=300','V2@W/L=300','V1@W/L=320','V2@W/L=32
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0','V1@W/L=340','V2@W/L=340','V1@W/L=360','V2@W/L=360','V1@W/L=380','V2@W/L=
380','V1@W/L=400','V2@W/L=400'); 
37    %legend('ResizeLegend'); 
38    %set(h, 'Orientation', 'horizontal'); 
39    set(h, 'FontSize',7); 
40    set(h, 'Location', 'EastOutside'); 
41    %h=legend(v1(1), 'V1@W/L=20', v2(1), 'V2@W/L=20', v1(19), 'V1@W/L=400', v2(19), 
'V2@W/L=400'); 
42   
Currentbehavior.m   
1     global v10 
2     global v20 
3     global s1 
4      
5     v10 = 2.6; 
6     v20 = 2.4; 
7     s1 = 20; 
8      
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9     for i=1:1:20 
10    s1=s1+20; 
11    [t,v1]= ode45(@triode, [0:1e-9:1e-7] , v10); 
12    v2=0.5*(v10-v1)-(2.5e6)*t+v20; 
13    %p=plot(t, v1, t, v2); 
14    %set(p, 'Color', [1-(i*0.05), i*0.05, 1]); 
15    %l=zeros(20,1); 
16    %l(i)=legend('V1&V2@W/L=20'); 
17    %set(l, 'Interpreter', 'none'); 
18    ipump = zeros(size(v1)); 
19    ic = zeros(size(v2)); 
20    for j=1:1:101 
21    ipump(j) = -(37*s1*((2500000*t(j) + (3*v1(j))/2 - v10/2 - v20)^2/2 - (v1(j) - 
9/10)*(2500000*t(j) + (3*v1(j))/2 - v10/2 - v20)))/1000000; 
22    ic(j) = ipump(j)-(1e-3); 
23    end 
24    q = plot(t, ic, t, ipump); 
25    set(q, 'Color', [1-(i*0.05), i*0.05, 1]); 
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26    hold all; 
27     
28    ylabel('Current flows out of pumping capacitor and current flows into output capacitor') 
29    xlabel('t/s'); 
30    %ylabel('voltage at the top of pumping capacitor and output capacitor/V') 
31    end 
32    title('current behavior'); 
33    %title('Sizing Analysis of the Output Switch'); 
34    
h=legend('Ipump@W/L=20','Ic@W/L=20','Ipump@W/L=40','Ic@W/L=40','Ipump@W/L=60','I
c@W/L=60','Ipump@W/L=80','Ic@W/L=80','Ipump@W/L=100','Ic@W/L=100','Ipump@W/L=
120','Ic@W/L=120','Ipump@W/L=140','Ic@W/L=140',... 
35        
'Ipump@W/L=160','Ic@W/L=160','Ipump@W/L=180','Ic@W/L=180','Ipump@W/L=200','Ic@
W/L=200','Ipump@W/L=220','Ic@W/L=220','Ipump@W/L=240','Ic@W/L=240','Ipump@W/L=
260','Ic@W/L=260',... 
36        
'Ipump@W/L=280','Ic@W/L=280','Ipump@W/L=300','Ic@W/L=300','Ipump@W/L=320','Ic@
W/L=320','Ipump@W/L=340','Ic@W/L=340','Ipump@W/L=360','Ic@W/L=360','Ipump@W/L=
380','Ic@W/L=380','Ipump@W/L=400','Ic@W/L=400'); 
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37    %legend('ResizeLegend'); 
38    %set(h, 'Orientation', 'horizontal'); 
39    set(h, 'FontSize',7); 
40    set(h, 'Location', 'EastOutside'); 
41    %h=legend(v1(1), 'V1@W/L=20', v2(1), 'V2@W/L=20', v1(19), 'V1@W/L=400', v2(19), 
'V2@W/L=400'); 
42   
A.4 Initialpumpingup.m and Changeofinitialcondition.m  
Initialpumpingup.m shows the voltage behavior at the tops of the two capacitors during the first 
cycle when the capacitor’s voltage storage is low with PMOS size changing as a parameter. 
Changeofinitialcondition.m plots the voltage behavior at the tops of the two capacitors charging 
from different storage levels. 
Initialpumpingup.m 
1     global v10 
2     global v20 
3     global s1 
4      
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5     v10 = 1.5; 
6     v20 = 0; 
7     s1 = 20; 
8      
9     for i=1:1:20 
10    s1=s1+20; 
11    [t,v1]= ode45(@saturate, [0:1e-9:1e-7] , v10); 
12    v2=0.5*(v10-v1)-(2.5e6)*t+v20; 
13    p=plot(t, v1, t, v2); 
14    set(p, 'Color', [1-(i*0.05), i*0.05, 1]); 
15    %l=zeros(20,1); 
16    %l(i)=legend('V1&V2@W/L=20'); 
17    %set(l, 'Interpreter', 'none'); 
18    ipump = zeros(size(v1)); 
19    ic = zeros(size(v2)); 
20    for j=1:1:101 
21    ipump(j) = -(37*s1*((2500000*t(j) + (3*v1(j))/2 - v10/2 - v20)^2/2 - (v1(j) - 
9/10)*(2500000*t(j) + (3*v1(j))/2 - v10/2 - v20)))/1000000; 
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22    ic(j) = ipump(j)-(1e-3); 
23    end 
24    %q = plot(t, ic, t, ipump); 
25    %set(q, 'Color', [1-(i*0.05), i*0.05, 1]); 
26    hold all; 
27     
28    %ylabel('Current flows out of pumping capacitor and current flows into output capacitor') 
29    xlabel('t/s'); 
30    ylabel('voltage at the top of pumping capacitor and output capacitor/V') 
31    end 
32    %title('current behavior'); 
33    title('Sizing Analysis of the Output Switch'); 
34    
h=legend('V1@W/L=20','V2@W/L=20','V1@W/L=40','V2@W/L=40','V1@W/L=60','V2@W/L
=60','V1@W/L=80','V2@W/L=80','V1@W/L=100','V2@W/L=100','V1@W/L=120','V2@W/L=
120','V1@W/L=140','V2@W/L=140',... 
35        
'V1@W/L=160','V2@W/L=160','V1@W/L=180','V2@W/L=180','V1@W/L=200','V2@W/L=20
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0','V1@W/L=220','V2@W/L=220','V1@W/L=240','V2@W/L=240','V1@W/L=260','V2@W/L=
260',... 
36        
'V1@W/L=280','V2@W/L=280','V1@W/L=300','V2@W/L=300','V1@W/L=320','V2@W/L=32
0','V1@W/L=340','V2@W/L=340','V1@W/L=360','V2@W/L=360','V1@W/L=380','V2@W/L=
380','V1@W/L=400','V2@W/L=400'); 
37    %legend('ResizeLegend'); 
38    %set(h, 'Orientation', 'horizontal'); 
39    set(h, 'FontSize',7); 
40    set(h, 'Location', 'EastOutside'); 
41    %h=legend(v1(1), 'V1@W/L=20', v2(1), 'V2@W/L=20', v1(19), 'V1@W/L=400', v2(19), 
'V2@W/L=400'); 
42   
Changeofinitialcondition.m 
1     global v10 
2     global v20 
3     global s1 
4      
5     v10 = 3.0; 
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6     v20 = 2.2; 
7     s1 = 400; 
8      
9      
10    for i=1:1:7 
11      v20=v20+0.1; 
12    [t,v1]= ode45(@triode, [0:1e-9:1e-7] , v10); 
13    v2=0.5*(v10-v1)-(2.5e6)*t+v20; 
14    p=plot(t, v1, t, v2); 
15    set(p, 'Color', [1-(i*0.12), 0, i*0.1]); 
16    %l=zeros(20,1); 
17    %l(i)=legend('V1&V2@W/L=20'); 
18    %set(l, 'Interpreter', 'none'); 
19    ipump = zeros(size(v1)); 
20    ic = zeros(size(v2)); 
21    for j=1:1:101 
22    ipump(j) = -(37*s1*((2500000*t(j) + (3*v1(j))/2 - v10/2 - v20)^2/2 - (v1(j) - 
9/10)*(2500000*t(j) + (3*v1(j))/2 - v10/2 - v20)))/1000000; 
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23    ic(j) = ipump(j)-(1e-3); 
24    end 
25    %q = plot(t, ic, t, ipump); 
26    %set(q, 'Color', [1-(i*0.05), i*0.05, 1]); 
27    hold all; 
28     
29    %ylabel('Current flows out of pumping capacitor and current flows into output capacitor') 
30    xlabel('t/s'); 
31    ylabel('voltage at the top of pumping capacitor and output capacitor/V') 
32    end 
33    title('one cycle operation with changing initial condition'); 
34    %title('current behavior'); 
35    %title('Sizing Analysis of the Output Switch'); 
36    %h=legend('V1@W/L=20','V2@W/L=20','V1@W/L=40','V2@W/L=40','V1@W/L=60','V
2@W/L=60','V1@W/L=80','V2@W/L=80','V1@W/L=100','V2@W/L=100','V1@W/L=120','V2
@W/L=120','V1@W/L=140','V2@W/L=140',... 
37    %    
'V1@W/L=160','V2@W/L=160','V1@W/L=180','V2@W/L=180','V1@W/L=200','V2@W/L=20
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0','V1@W/L=220','V2@W/L=220','V1@W/L=240','V2@W/L=240','V1@W/L=260','V2@W/L=
260',... 
38    %    
'V1@W/L=280','V2@W/L=280','V1@W/L=300','V2@W/L=300','V1@W/L=320','V2@W/L=32
0','V1@W/L=340','V2@W/L=340','V1@W/L=360','V2@W/L=360','V1@W/L=380','V2@W/L=
380','V1@W/L=400','V2@W/L=400'); 
39    %legend('ResizeLegend'); 
40    %set(h, 'Orientation', 'horizontal'); 
41    %set(h, 'FontSize',7); 
42    %set(h, 'Location', 'EastOutside'); 
43    %h=legend(v1(1), 'V1@W/L=20', v2(1), 'V2@W/L=20', v1(19), 'V1@W/L=400', v2(19), 
'V2@W/L=400'); 
44  
A.5 ContinuousAnalysis.m and Settlingtimecomparison.m 
ContinuousAnalysis.m is the transient voltage prediction at the output of the voltage converter 
with arbitrary initial conditions and switching frequency. 
Settlingtimecomparison.m is the continuous analysis with changing PMOS switch sizing as a 
parameter. 
106 
 
ContinuousAnalysis.m 
1     global v10 
2     global v20 
3     global s1 
4      
5     v10 = 3.0; 
6     v20 = 2.2; 
7     s1 = 400; 
8     t1=[0:1:399]; 
9     v11=zeros(400); 
10    v22=zeros(400); 
11     
12     
13    for i=0:1:7 
14       
15    [t,v1]= ode45(@triode, [0:1e-9:(49e-9)] , v10); 
16    v2=0.5*(v10-v1)-(2.5e6)*t+v20; 
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17    %p=plot(t, v1, t, v2); 
18    %set(p, 'Color', [1-(i*0.16), 0, i*0.1]); 
19    for j=1:1:50 
20       % t1(i*50+j)=t(j); 
21        v11(i*50+j)=v1(j); 
22        v22(i*50+j)=v2(j); 
23    end 
24         
25    v20=v2(50); 
26     
27    %l=zeros(20,1); 
28    %l(i)=legend('V1&V2@W/L=20'); 
29    %set(l, 'Interpreter', 'none'); 
30    %ipump = zeros(size(v1)); 
31    %ic = zeros(size(v2)); 
32    %for j=1:1:101 
33    %ipump(j) = -(37*s1*((2500000*t(j) + (3*v1(j))/2 - v10/2 - v20)^2/2 - (v1(j) - 
9/10)*(2500000*t(j) + (3*v1(j))/2 - v10/2 - v20)))/1000000; 
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34    %ic(j) = ipump(j)-(1e-3); 
35    %end 
36    %q = plot(t, ic, t, ipump); 
37    %set(q, 'Color', [1-(i*0.05), i*0.05, 1]); 
38    hold all; 
39     
40    %ylabel('Current flows out of pumping capacitor and current flows into output capacitor') 
41    %xlabel('t/s'); 
42    %ylabel('voltage at the top of pumping capacitor and output capacitor/V'); 
43    end 
44    p1=plot(t1,v22); 
45    xlabel('t/ns'); 
46    ylabel('Output Voltage/V'); 
47    title('Output Ripple'); 
48    %title('current behavior'); 
49    %title('Sizing Analysis of the Output Switch'); 
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50    %h=legend('V1@W/L=20','V2@W/L=20','V1@W/L=40','V2@W/L=40','V1@W/L=60','V
2@W/L=60','V1@W/L=80','V2@W/L=80','V1@W/L=100','V2@W/L=100','V1@W/L=120','V2
@W/L=120','V1@W/L=140','V2@W/L=140',... 
51    %    
'V1@W/L=160','V2@W/L=160','V1@W/L=180','V2@W/L=180','V1@W/L=200','V2@W/L=20
0','V1@W/L=220','V2@W/L=220','V1@W/L=240','V2@W/L=240','V1@W/L=260','V2@W/L=
260',... 
52    %    
'V1@W/L=280','V2@W/L=280','V1@W/L=300','V2@W/L=300','V1@W/L=320','V2@W/L=32
0','V1@W/L=340','V2@W/L=340','V1@W/L=360','V2@W/L=360','V1@W/L=380','V2@W/L=
380','V1@W/L=400','V2@W/L=400'); 
53    %legend('ResizeLegend'); 
54    %set(h, 'Orientation', 'horizontal'); 
55    %set(h, 'FontSize',7); 
56    %set(h, 'Location', 'EastOutside'); 
57    %h=legend(v1(1), 'V1@W/L=20', v2(1), 'V2@W/L=20', v1(19), 'V1@W/L=400', v2(19), 
'V2@W/L=400'); 
58     
Settlingtimecomparison.m 
1     global v10 
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2     global v20 
3     global s1 
4      
5     v10 = 3.0; 
6     v20 = 2.2; 
7     s1 = 20; 
8     t1=[0:1:399]; 
9     v11=zeros(400); 
10    v22=zeros(400); 
11     
12    for k=2:1:19 
13       s1=20+k*20; 
14    for i=0:1:7 
15       
16    [t,v1]= ode45(@triode, [0:1e-9:(49e-9)] , v10); 
17    v2=0.5*(v10-v1)-(2.5e6)*t+v20; 
18    %p=plot(t, v1, t, v2); 
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19    %set(p, 'Color', [1-(i*0.16), 0, i*0.1]); 
20    for j=1:1:50 
21       % t1(i*50+j)=t(j); 
22        v11(i*50+j)=v1(j); 
23        v22(i*50+j)=v2(j); 
24    end 
25         
26    v20=v2(50); 
27     
28    %l=zeros(20,1); 
29    %l(i)=legend('V1&V2@W/L=20'); 
30    %set(l, 'Interpreter', 'none'); 
31    %ipump = zeros(size(v1)); 
32    %ic = zeros(size(v2)); 
33    %for j=1:1:101 
34    %ipump(j) = -(37*s1*((2500000*t(j) + (3*v1(j))/2 - v10/2 - v20)^2/2 - (v1(j) - 
9/10)*(2500000*t(j) + (3*v1(j))/2 - v10/2 - v20)))/1000000; 
35    %ic(j) = ipump(j)-(1e-3); 
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36    %end 
37    %q = plot(t, ic, t, ipump); 
38    %set(q, 'Color', [1-(i*0.05), i*0.05, 1]); 
39    hold all; 
40     
41    %ylabel('Current flows out of pumping capacitor and current flows into output capacitor') 
42    %xlabel('t/s'); 
43    %ylabel('voltage at the top of pumping capacitor and output capacitor/V'); 
44    end 
45    p1=plot(t1,v22); 
46    xlabel('t/ns'); 
47    ylabel('Output Voltage/V'); 
48    title('Output Ripple'); 
49    hold all; 
50    end 
51    %title('current behavior'); 
52    %title('Sizing Analysis of the Output Switch'); 
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53    
h=legend('Vout@W/L=60','Vout@W/L=80','Vout@W/L=100','Vout@W/L=120','Vout@W/L=1
40',... 
54        
'Vout@W/L=160','Vout@W/L=180','Vout@W/L=200','Vout@W/L=220','Vout@W/L=240','Vo
ut@W/L=260',... 
55        
'Vout@W/L=280','Vout@W/L=300','Vout@W/L=320','Vout@W/L=340','Vout@W/L=360','Vo
ut@W/L=380','Vout@W/L=400'); 
56    %legend('ResizeLegend'); 
57    %set(h, 'Orientation', 'horizontal'); 
58    set(h, 'FontSize',7); 
59    set(h, 'Location', 'EastOutside'); 
60    %h=legend(v1(1), 'V1@W/L=20', v2(1), 'V2@W/L=20', v1(19), 'V1@W/L=400', v2(19), 
'V2@W/L=400'); 
61     
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Appendix B 
Consider the circuit shown in Figure B.1. 
1
High to 
low/low to 
high
High
A B C
A B C
IN
IN
 
Figure B.1.  Schematic of the delay cell in the non-overlapping clock generator 
We define the time period between when node IN falls to low and node C starts to rise as   , and 
time period between when node IN rises to high and node C starts to fall as   .  
Since the rail voltage is 1.5 V and the threshold voltages for NMOS and PMOS are 0.7 V and 0.9 
V, respectively, the switching point happens when one transistor is off while the other starts to 
turn on. 
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We assume that currents flowing in the logic gates during transitions are constant for simplicity 
and the previous stage of this circuit has strong current driving capability. The voltage behaviors 
of node IN, A, B and C could be depicted in Figure B.2. 
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Figure B.2.  Sketch showing the transient nodal voltage levels in the delay cell 
We model the capacitive load of each gate as: 
      
 
 
         ( B.0.1 ) 
the current steering into the node as: 
 
 
     
 
 
         
     ( B.0.2 ) 
the current steering out of the node as: 
 
 
     
 
 
         
     ( B.0.3 ) 
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Since node IN is fed by a large current, we approximate    and    with the periods between the 
outer dashed lines. If all of the NMOS devices in the logic gates are sized as W/L and PMOS 
devices as K*W/L, the delays can be predicted by: 
   
         
  
 
         
  
 
             
             
 
             
             
  ( B.0.4 ) 
   
         
  
 
         
  
 
             
             
 
             
             
  ( B.0.5 ) 
  
117 
 
Bibliography 
[1]  H. Le, S. Sanders, and E. Alon, “Design techniques for fully integrated switched-capacitor 
DC–DC converters,” IEEE J. Solid-State Circuits, vol. 46, no. 9, pp. 2120–2131, Sep. 2011. 
[2]  M. Seeman, “A design methodology for switched-capacitor DC-DC converters,” Univ. of 
California, Berkeley, CA, Technical Report No. UCB/EECS-2009-78, 2009. 
[3]  M. Seeman and S. R. Sanders, “Analysis and optimization of switchedcapacitor DC-DC 
converters,” in Proc. 10th IEEE Workshop on Computers in Power Electronics (COMPEL), 
Jul. 2006, pp. 216–224. 
[4]  P. Favrat, P. Deval, and M. Declercq, “A high-effciency CMOS voltage doubler,” Solid-
State Circuits, IEEE Journal of, vol. 33, no. 3, pp. 410– 416, 1998. 
[5]  D. Ma and F. Luo, “Robust multiple-phase switched-capacitor DC-DC power converter with 
digital interleaving regulation,” IEEE Trans. VLSI Syst., vol. 16, no. 6, pp. 611–619, 2008. 
[6]  J.-Y. Lee et al, “A regulated charge pump with small ripple voltage and fast start-up,” Solid-
State Circuits,IEEE Journal of, vol. 41, no. 2, pp. 425–432, 2006. 
[7]  H. Lee and P. Mok, “An SC Voltage Doubler with Pseudo-Continuous Output Regulation 
Using a Three-Stage Switchable Opamp,” Solid-State Circuits, IEEE Journal of, vol. 42, no. 
6, pp. 1216–1229, 2007. 
[8]  J. F. Dickson, “On-chip high-voltage generation in NMOS integrated circuits using an 
improved voltage multiplier technique,” IEEE J. Solid- State Circuits, vol. 11, no. 6, pp. 
374–378, Jun. 1976. 
118 
 
[9]  T. Van Breussegem and M. Steyaert, “A 82% efficiency 0.5% ripple 16-phase fully 
integrated capacitive voltage doubler,” in 2009 IEEE Symp. VLSI Circuits Dig., Jun. 2009, 
pp. 198–199. 
[10]  D. Somasekhar, B. Srinivasan, G. Pandya, F. Hamzaoglu, M. Khellah,T. Karnik, and K. 
Zhang, “Multiphase 1 GHz voltage doubler chargepump in 32 nm logic process,” IEEE J. 
Solid-State Circuits, vol. 45, no. 4, pp. 751–758, Apr. 2010. 
[11]  L. Chang, R. Montoye, B. Ji, A. Weger, K. Stawiasz, and R. Dennard, “A fully integrated 
switched-capacitor 2:1 voltage converter with regulation capability and 90% efficiency at 
2.3 A/mm ,” in IEEE Symp. VLSI Circuits Dig., Jun. 2010, pp. 55–56. 
[12]  Y. K. Ramadass and A. P. Chandrakasan, “Voltage scalable switched capacitor DC-DC 
converter for ultra-low-power on-chip applications,” in Proc. 2007 IEEE Power Electronics 
Specialists Conf. (PESC), Jun. 2007, pp. 2353–2359. 
[13]  H. Jeon, Y. Kim, “A fully integrated switched-capacitor DC-DC converter with dual output 
for low power application,” ACM Great Lakes Symposium on VLSI 2012: 83-86. 
[14]  Y. Nakagome et al., “An experimental 1.5 V 64 Mb dram,” IEEE J. Solid-State Circuits, 
vol. 26, pp. 465–472, Apr. 1991. 
[15]  J. Baker, CMOS Circuit Design, Layout, and Simulation,3
rd
 ed. Wiley, 2010. 
 
